Ultra-low Power LDPC Decoder Design with High Parallelism for Wireless Communication System
نویسندگان
چکیده
............................................................................................................... i Acknowledgement ............................................................................................. vi Content .............................................................................................................. vii Figure List .......................................................................................................... xi Table list ........................................................................................................... xiv
منابع مشابه
An ultra low power wake-up signal decoder for wireless nodes activation in Internet of Things technology
This paper proposes a new structure for digital address decoders based on flip-flops with application in wake-up signal generators of wireless networks nodes. Such nodes equipped with this device can be utilized in Internet of Things applications where the nodes are dependent on environment energy harvesting to survive for a long time. Different parts in these wireless nodes should have an e...
متن کاملAn Ultra-low Power Multi-mode LDPC Decoder Chip for Mobile WiMAX System
This paper presents an ultra-low power multi-mode decoder design for Quasi-Cyclic LDPC codes for Mobile WiMAX system. Based on proposed overlapped decoding mechanism, the decoding latency can be reduced to 68.75% of non-overlapped method, and the hardware utilization ratio can be enhanced from 50% to 75%. The new early termination strategy can dynamically adjust iteration number when dealing wi...
متن کاملAn Efficient VLSI Architecture Design for Sisoand LDPC Based Advanced Turbo Decoder
To achieve the high data rate requirements of emerging wireless communication technologies, the iterative turbo decoding architecture have been proposed and it requires the use of parallel architectures to implement high throughput Turbo decoder. Turbo decoder consists of SISO decoder, LDPC Decoder, interleaver and deinterleaver. Contention-free Unified parallel Confection and balance schedulin...
متن کاملLow-complexity High-speed Quasi-cyclic Ldpc Coded Modulation in Ofdm Wireless Communication System
This paper investigates a Low-Density Parity-Check (LDPC) coded rthogonal Frequency-Division Multiplexing (OFDM) wireless communication system based on IEEE 802.11a standard. This paper studies low-complexity high speed decoder architectures for quasi-cyclic low density parity check (QC-LDPC) codes. Algorithmic transformation and architectural level optimization are incorporated to reduce the c...
متن کاملA 5.83pJ/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65nm CMOS
In this paper, we propose a synthesizable LDPC decoder IP core for the WiMAX system with high parallelism and enhanced errorcorrecting performance. By taking the advantages of both layered scheduling and fully-parallel architecture, the decoder can fully support multimode decoding specified in WiMAX with the parallelism much higher than commonly used partial-parallel layered LDPC decoder archit...
متن کامل